# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

#### (12)

### **EUROPEAN PATENT APPLICATION**

21 Application number: 90306621.5

(51) Int. Cl.5: G06F 15/60

2 Date of filing: 18.06.90

(3) Priority: 23.06.89 US 370896

② Date of publication of application: 27.12.90 Bulletin 90/52

Designated Contracting States:
AT BE CH DE DK ES FR GB GR IT LI LU NL SE

Date of deferred publication of the search report:

14.10.92 Bulletin 92/42

- 7) Applicant: Hyduke, Stanley M. 3525 Old Conejo Road, Ste. No. 111 Newbury Park, California 91320(US)
- (2) Inventor: Hyduke, Stanley M. 3525 Old Conejo Road, Ste. No. 111 Newbury Park, California 91320(US)
- Representative: Sturt, Clifford Mark et al MARKS & CLERK 57-60 Lincoln's Inn Fields London WC2A 3LS(GB)

#### Simulation of selected logic circuit designs.

A system and method for selectively simulating logic circuit designs in which a data tables generator (12) receives information from a schematic entry program (10a) or netlist entry file (10b) and produces data tables for use by a simulator (14). A designer provides inputs to the data tables generator from a schematic entry program or a netlist entry file. The data tables generator (12) generates from the information received a table of used integrated circuits and a table of their connections. A simulator (14) then receives the output from the data tables gener-

ator (12) and produces a design simulation program table that executes integrated circuit model subroutines stored in an integrated circuit model reference library (4) and netlist subroutines stored in a netlist connectivity table (18). The system may also be used for testing logic circuits on a printed circuit board by capturing signals from a potentially defective logic section of the printed circuit board and feeding them into test points of the integrated circuit simulated by the computer simulator.

P 0 404 482 A3




FIG. 1

EP 90 30 6621

ategory	Citation of document with of relevant p	indication, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
(	US-A-4 827 427 (HYDUKE	) 2 May 1989	1,11,12,	CO6F15/60
,	* column 1, line 55 -	line 58 *	13,14,16	
		column 4, line 25; figures	2,4,5,8,	•
`	1,2 *		9	
,	ELECTRONIC DESIGN.	<del></del>	13,14	. •
	vol. 36, no. 3, March pages 50 - 58;	1988, CLEVELAND OH US		
i	MILNE: 'electronic des	ign report - Logic		
	simulation on personal foe?	computers : Friend or		
. }		ine 15 – line 33; figures	1,3-5,	· · ·
	3-4 *		9-12,15,	
		,	17	
.	US-A-4 791 357 (HYDUKE)		16	
\	* column 1, line 22 -	line 26 *	5-7.	
			9-11,15, 17	
.	* column 3, line 14 -	line 41; figure ] * 		TECHNICAL FIELDS SEARCHED (Int. Cl.5)
	INTEGRATION, THE VLSI	JOURNAL.	1,2,12	
	vol. 7, no. 1, April 1 pages 21 - 34;	989, AMSTERDAM NL		GD6F
,	HWANG: 'incremental al	gorithms for digital		
	simulation	an 27 line At figures		
	2-4 *	ige 27, line 4; figures		
Ì			•	
	•			
	·	. *	•	•
		•		
		and drawn up for all plains	-	
	The present search report has b	Date of completion of the search		Description
	THE HAGUE	06 AUGUST 1992	GUIN	GALE A.
	ATEGORY OF CITED DOCUME	E : earlier patent	iple underlying the tocument, but publi	
Y : part	cularly relevant if taken alone icularly relevant if combined with an iment of the same category		date in the application for other reasons	
A : tech	nological background written disclosure	***************************************	same patent family	***************************************